Abstract-This work presents the development of a high speed, direct detection, lk Frame Store CCD camera for synchrotron radiation. We review the research and development of this detector from small scale prototypes to a megapixel sensor, 
INTRODUCTION
M any experiments at soft X-ray synchrotron facilities such as the Advanced Light Source (ALS) at Lawrence Berkeley National Laboratory (LBNL) are performed with X-rays that range from a few hundred electron volts (eV) to around 8keV in energy. Direct X-ray detection using silicon detectors is very efficient in this energy range. The limiting efficiency factor for low X-ray energies is the thickness of the entrance window. The thinner the entrance window is the higher the detection efficiency will be. On the high end of this energy range the limiting factor is the detector thickness. The thicker the detector is the higher the efficiency will be. Figure I shows the detection efficiency for a 300 !-lm thick CCD with a 10, 50 and 100 nm thick entrance window.
Recent X-ray detector developments in this area have focused on direct detection and high frame rate. Examples of such developments are the pn-CCD [I] and the compact fast CCD (cFCCD) at LBNL [2] . The latter is a 480 x 480 sensor matrix with 30l'm square pixels read out at up to 200 frames per second (fps). In this paper we present the second generation of LBNL fast CCDs called I K frame store CCD (1 kFSCCD). This detector has a matrix of 1920 x 960, 30l'm square pixels, read out in an almost column parallel configuration with 192 output ports running at a maximum 200 fps when operating in frame store mode. Besides the frame store mode this camera can operate in full frame mode reading 1920 x 1920 pixels at a reduced frame rate of I 00 fps. The reminder of this paper is organized as follows: Section I describes the detector system, including the camera head, readout system, cooling system and power supply. Section II shows the initial results of this new camera system. Section III concludes the paper and presents suggestions for future work.
I. DETECTOR SYSTEM DESCRIPTION
The 1 kFSCCD detector system includes (i) a camera head, (ii) a Camera Interface Node board (CIN), (iii) a readout system, (iv) a power supply and (v) a cooling system. Figure 2 shows the block diagram of the camera system and how each block interacts with each other to implement a complete system.
These subsystems are detailed in the following subsections.
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The camera head contains the detector, all the electronics needed to clock and bias it and a cooling system. Figure 3 shows the clock and bias board (green board on top), the CCO carrier (at the center) with the IkFSCCO and two digitizer boards (at the bottom) that complete the camera head electronics. Figure 4 shows the camera head assembled to its cooling system and the camera vacuum chamber for standalone applications.
To reduce the thermally-generated leakage current in the CCO, the CCO carrier is cooled to -50°C while the rest of the electronics is cooled to +20°C by a cooling system with two closed loops. The camera head was produced to be compatible with high vacuum (better than 10-7 Torr) to avoid water condensation and freezing on the detector when operating at low temperatures. A second reason to have the camera head vacuum ready is to be compatible with installation in the same vacuum as the target sample and the X-ray beam, which is a requirement for soft X-rays applications. 
B. The detector
The lkFSCCO is the second generation X-ray CCO designed at LBNL using the concept of almost column parallel readout.
The development started with a first small scale prototype into each sensor output. In order to accommodate all these outputs, the last 6 rows of pixels on the top and bottom of the CCO have a tapered area. As described in [3] , the fast CCO sensors can operate at high frame rate because they have many outputs and because their clock lines have been metal strapped. Many CCO sensors used in scientific applications operate in full frame mode. In this mode the entire pixel matrix is used to collect data. The IkFSCCO can operate in this mode and in frame store mode. When operating in frame store mode the sensor is divided in three areas. The center area (half the size of the total pixel matrix area) is used to collect data. The other two areas (each one a quarter of the total pixel matrix area) are used to store a frame transferred in two halves from the imaging area after each exposure cycle. In order to differentiate the imaging area from the frame store area, a mechanical light block is added to the camera head as shown in Fig. 4 (top left). The time to transfer the image from the imaging area to the frame store is 500 Ils. After the image is completely stored in the frame store area, it is readout from it at the same rate as the full frame mode but with two benefits.
First, the frame rate doubles since the number of rows per frame is reduced by half and this lead to a readout time that is half of the full frame mode. Second, a new image starts being acquired during the frame store readout time effectively increasing the detector efficiency by reducing the dead time between frames.
All CCO sensors presented in this paper have the same output stage circuit as illustrated in Figure 6 . We perform Correlated Double Sampling (C�S) to filter the CCO output signal. In normal CDS operation, charge is shifted out pixel-by-pixel.
The RESET transistor, M2, is used to force the floating diffusion to a known voltage -which is then digitized. The signal charge is then deposited on the floating diffusion, and digitized again. Subtracting the signal and reset levels reduces low frequency noise components. The output source-follower M 1 is biased off-chip by a load resistor RL, and drives a capacitive load CL. Transistors in our CCO process are of relatively poor quality, so that the time constant Cdg m sets an effective readout rate limit. As a consequence we collect only about 2/3 of the total charge due to the rise-time of the output transistor. Collecting all of the charge will improve signal-to noise by 50%. To accomplish that we designed a new custom made buffer chip that is described next.
V RESET V oo adding a decoupling circuit as described in [5] . The second improvement was done to increase the maximum pixel rate that can be digitized. Simulation showed that the analog latch circuit that exists right before the AOC was limiting the maximum speed. We traced the cause of this slowness to the latch control circuit and improved its performance by adding a booster circuit. After that modification, the FCRlC2 was capable of processing a pixel in 800ns, better than the specification of 1l1s and the performance of its first generation (1.2us).
Besides the FCRlC2 ICs the digitizer boards have two 3.3Vdc low dropout voltage regulators to reduce the noise level at the front-end of the ICs. The boards also have a clock fan-out circuit. Lastly, since all the communication from the digitizer boards is done in L VOS, these boards have converters from CMOS to L VOS for the control signal of the FCRC2.
E. Clock and bias board
A CCO sensor is essentially an analog device and in order to produce an image it requires analog biases and analog clocks.
For soft X-ray applications the CCO must often be inside a vacuum chamber very close to the sample, and can typically be moved to view the sample at different angles. For the cFCCO [2] this was achieved by keeping all of the clocks and bias circuitry on the air side of the vacuum interface and connecting the analog bias and clock signals to the CCO through vacuum feed-through connectors and long cables.
This had the advantage of keeping the sensor head lighter, and allowing the clock and bias electronics to be cooled with ambient air. Unfortunately, the long cables between the analog signals and the CCO degrade the signal-to-noise ratio of the CCO outputs. Typical noise for the system due to digital pickup was 157e-with the long cables and 27 e-when running with short cables.
To improve the signal-to-noise ratio on the IkFSCCO, the In addition to the L VOS signals, there is a power connector that provides the clock board with partially regulated power.
The clock module further regulates the power with on-board components to minimize any noise coming into the system from the power cables.
F. Cooling system
The CCO is cooled to -50°C using an immersion type chiller with the probe (evaporator) located within the camera body.
The camera electronics are also cooled through this system but maintained at a higher temperature. Additionally, the camera must reside within a high-vacuum environment in order to both thermally insulate the system and avoid trapping gasses on the sensor due to its low temperature. Optionally, the camera can reside within either its own independent vacuum chamber (typically for hard X-ray applications) or within the user's experimental chamber (typically for soft X-rays applications). Figure 9 shows a 3D model of the cooling system with a cut-out view to expose the internal circuits that cool the camera head electronics and sensor. Figure 9 -Model of the lkFSCCD in-vacuum cooling system.
The green area is the expanding gas refrigerant.
G. Back end electronics and readout
The new LBNL pixel detectors are generating an ever increasing data volume and bandwidth, and to better handle 
II. RESULTS
The camera system has been built, assembled and several items that form this system have been tested, such as the detector, the buffer chip, the FCRIC2, the CIN node and the power supply.
The buffer chip has been tested stand-alone and presents a gain of 0.96 with linearity better than 0.5% for an input voltage swing of 500mV. It has also been connected to a CCD and functional performance has been verified. The rise time of the buffer chip has been measured and it is better than 4ns
representing an improvement of two orders of magnitude when compared the CCD output stage alone. Figure 12 shows an oscilloscope screenshot acquired during the rise time test while Figure 13 shows the linearity of the buffer chip. The FCRIC2 has also been tested and the PSRR has been improved by a factor of 20dB when compared with FCRIC.
FCRIC2 has also been tested at a pixel period of 800ns validating the modifications done to the control circuit of the analog latch circuit. Currently the noise of the FCRIC2 with its input clamped to ground is 13e' and it increases to 27e' when connected to a CCO.
Several CIN node items have been tested. These include all FPGAs, both 1 GbE and 10GbE links and all lOs that are connected to the camera head. In terms of communication performance we validated data being transferred from the CIN FPGA to a controller and to a RAID array through the 10GbE.
III. REMARKS AND CONLUSIONS
In this paper we presented a new X-ray camera system that has been built at the Lawrence Berkeley National Laboratory. This system uses a 1 kFSCCO with a 1920 x 960 pixel matrix. The sensor operates in two modes (frame store and full frame with 1920 x 1920 pixel readout) with maximum frame rates of 200 fps.
Initial tests have been done and some of the system characteristics have been reported. Future work will include a full characterization of the the camera using X-ray sources ranging from soft to hard X-rays, and the test of various options for the back process and detector thickness to get a broader energy range response.
